## INTEGRATED CIRCUITS

# DATA SHEET

## 74ABT16841A 74ABTH16841A

20-bit bus interface latch (3-State)

Product data Supersedes data of 1998 Feb 27





## 20-bit bus interface latch (3-State)

## 74ABT16841A 74ABTH16841A

### **FEATURES**

- High speed parallel latches
- Live insertion/extraction permitted
- Extra data width for wide address/data paths or buses carrying parity
- Power-up 3-State
- 74ABTH16841A incorporates bus-hold data inputs which eliminate the need for external pull-up resistors to hold unused inputs
- Power-up reset
- Ideal where high speed, light loading, or increased fan-in are required with MOS microprocessors
- Output capability: +64 mA / -32 mA
- Latch-up protection exceeds 500 mA per Jedec Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model

### **DESCRIPTION**

The 74ABT16841A Bus interface latch is designed to provide extra data width for wider data/address paths of buses carrying parity.

The 74ABT16841A consists of two sets of ten D-type latches with 3-State outputs. The flip-flops appear transparent to the data when Latch Enable (nLE) is HIGH. This allows asynchronous operation, as the output transition follows the data in transition. On the nLE HIGH-to-LOW transition, the data that meets the set-up and hold time is latched.

Data appears on the bus when the Output Enable (n $\overline{\text{OE}}$ ) is LOW. When n $\overline{\text{OE}}$  is HIGH the output is in the high-impedance state.

Two options are available, 74ABT16841A which does not have the bus-hold feature and 74ABTH16841A which incorporates the bus-hold feature.

### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS T <sub>amb</sub> = 25 °C; GND = 0 V	TYPICAL	UNIT
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nDx to nQx	$C_L = 50 \text{ pF}; V_{CC} = 5 \text{ V}$	3.1 2.2	ns
C <sub>IN</sub>	Input capacitance	$V_I = 0 \text{ V or } V_{CC}$	4	pF
C <sub>OUT</sub>	Output capacitance	$V_O = 0 \text{ V or } V_{CC}$ ; 3-State	7	pF
I <sub>CCZ</sub>	Outcocont outply ourrent	Outputs disabled; $V_{CC} = 5.5 \text{ V}$	500	μΑ
I <sub>CCL</sub>	Quiescent supply current	Outputs LOW; V <sub>CC</sub> = 5.5 V	10	mA

### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	PART NUMBER	DWG NUMBER
56-Pin Plastic SSOP Type III	−40 °C to +85 °C	74ABT16841ADL	SOT371-1
56-Pin Plastic TSSOP Type II	−40 °C to +85 °C	74ABT16841ADGG	SOT364-1
56-Pin Plastic SSOP Type III	−40 °C to +85 °C	74ABTH16841ADL	SOT371-1


### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	FUNCTION
55, 54, 52, 51, 49, 48, 47, 45, 44, 43 42, 41, 40, 38, 37, 36, 34, 33, 31, 30	1D0 – 1D9 2D0 – 2D9	Data inputs
2, 3, 5, 6, 8, 9, 10, 12, 13, 14 15, 16, 17, 19, 20, 21, 23, 24, 26, 27	Data outputs	
1, 28	1 <del>OE</del> , 2 <del>OE</del>	Output enable inputs (active-LOW)
56, 29	1LE, 2LE	Latch enable inputs (active rising edge)
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0 V)
7, 22, 35, 50	V <sub>CC</sub>	Positive supply voltage


## 20-bit bus interface latch (3-State)

## 74ABT16841A 74ABTH16841A


### **PIN CONFIGURATION**



### LOGIC SYMBOL



### LOGIC SYMBOL (IEEE/IEC)



### **FUNCTION TABLE**

	INPUTS	3	OUTPUTS	OPERATING MODE
nOE	nLE	nDx	nQ0 – nQ9	OPERATING MODE
L L	H	LΗ	L H	Transparent
L L	$\rightarrow$	l h	L H	Latched
Н	Х	Х	Z	High impedance
L	L	Х	NC	Hold

H = HIGH voltage level

n = HIGH voltage level one set-up time prior to the HIGH-to-LOW

LE transition

L = LOW voltage level

= LOW voltage level one set-up time prior to the HIGH-to-LOW

LE transition

↓ = HIGH-to-LOW LE transition


NC= No change

X = Don't care

Z = High impedance "off" state

74ABT16841A 74ABTH16841A

### **LOGIC DIAGRAM**



### ABSOLUTE MAXIMUM RATINGS1, 2

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT	
V <sub>CC</sub>	DC supply voltage		−0.5 to +7.0	V	
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < 0 V	-18	mA	
VI	DC input voltage <sup>3</sup>		-1.2 to +7.0	V	
I <sub>OK</sub>	DC output diode current	V <sub>O</sub> < 0 V	-50	mA	
V <sub>OUT</sub>	DC output voltage <sup>3</sup>	Output in Off or HIGH state	-0.5 to +5.5	V	
	DC submit surrout	Output in LOW state	128	mA	
lout	DC output current	Output in HIGH state	-64		
T <sub>stg</sub>	Storage temperature range		-65 to 150	°C	

### NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the
  device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to
  absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 °C.
- 3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	UNIT	
STWIBUL	PARAMETER	Min	Max	UNII
V <sub>CC</sub>	DC supply voltage	4.5	5.5	V
VI	Input voltage	0	V <sub>CC</sub>	V
V <sub>IH</sub>	HIGH-level input voltage	2.0	-	V
V <sub>IL</sub>	LOW-level Input voltage	_	0.8	V
I <sub>OH</sub>	HIGH-level output current	_	-32	mA
I <sub>OL</sub>	LOW-level output current	_	64	mA
Δt/Δν	Input transition rise or fall rate	0	5	ns/V
T <sub>amb</sub>	Operating free-air temperature range	-40	+85	°C

74ABT16841A 74ABTH16841A

### DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	T <sub>an</sub>	<sub>nb</sub> = +25	°C	$T_{amb} = -40 ^{\circ}C$ to +85 $^{\circ}C$				
				Min	Тур	Max	Min	Max	1
V <sub>IK</sub>	Input clamp voltage	$V_{CC} = 4.5 \text{ V}; I_{IK} = -18 \text{ mA}$			-0.9	-1.2		-1.2	V
		$V_{CC} = 4.5 \text{ V}; I_{OH} = -3 \text{ mA}; V_I = V_{II}$	or V <sub>IH</sub>	2.5	2.9		2.5		V
V <sub>OH</sub>	HIGH-level output voltage	$V_{CC} = 5.0 \text{ V}; I_{OH} = -3 \text{ mA}; V_I = V_{II}$	or V <sub>IH</sub>	3.0	3.4		3.0		V
		$V_{CC} = 4.5 \text{ V}; I_{OH} = -32 \text{ mA}; V_{I} = V_{I}$	<sub>IL</sub> or V <sub>IH</sub>	2.0	2.4		2.0		V
V <sub>OL</sub>	LOW-level output voltage	$V_{CC} = 4.5 \text{ V}; I_{OL} = 64 \text{ mA}; V_I = V_{IL}$	or V <sub>IH</sub>		0.42	0.55		0.55	V
V <sub>RST</sub>	Power-up output voltage <sup>3</sup>	$V_{CC} = 5.5 \text{ V}; I_{O} = 1 \text{ mA}; V_{I} = \text{GND}$	or V <sub>CC</sub>		0.13	0.55		0.55	V
l <sub>l</sub>	Input leakage current 74ABT16841A	$V_{CC} = 5.5 \text{ V}; V_I = V_{CC} \text{ or GND}$		±0.01	±1		±1.0	μА	
		$V_{CC} = 5.5 \text{ V}; V_I = V_{CC} \text{ or GND}$ Control pins			±0.01	±1		±1	μА
l <sub>l</sub>	Input leakage current 74ABTH16841A	$V_{CC} = 5.5 \text{ V}; V_{I} = V_{CC}$	Data pins <sup>5</sup>		0.01	1		1	μА
1	7 17.5111100 117.	V <sub>CC</sub> = 5.5 V; V <sub>I</sub> = 0 V	Data piris		-2	-3		<b>-</b> 5	μΑ
	5 1111	$V_{CC} = 4.5 \text{ V}; V_I = 0.8 \text{ V}$	35			35			
I <sub>HOLD</sub>	Bus Hold current inputs <sup>6</sup> 74ABTH16841A	$V_{CC} = 4.5 \text{ V}; V_I = 2.0 \text{ V}$	-75			-75		μΑ	
		$V_{CC} = 5.5 \text{ V}; V_I = 0 \text{ to } 5.5 \text{ V}$							]
I <sub>OFF</sub>	Power-off leakage current	$V_{CC} = 0.0 \text{ V}; V_{O} \text{ or } V_{I} \le 4.5 \text{ V}$			±5.0	±100		±100	μΑ
I <sub>PU/PD</sub>	Power-up/down 3-State output current <sup>4</sup>	$V_{CC}$ = 2.1 V; $V_O$ = 0.5 V; $V_I$ = GNE $V_{OE}$ = Don't care	or V <sub>CC</sub> ;		±5.0	±50		±50	μА
I <sub>OZH</sub>	3-State output High current	$V_{CC} = 5.5 \text{ V}; V_O = 2.7 \text{ V}; V_I = V_{IL} \text{ C}$	or V <sub>IH</sub>		5.0	10		10	μΑ
I <sub>OZL</sub>	3-State output Low current	$V_{CC} = 5.5 \text{ V}; V_{O} = 0.5 \text{ V}; V_{I} = V_{IL} \text{ C}$	or V <sub>IH</sub>		-5.0	-10		-10	μΑ
I <sub>CEX</sub>	Output High leakage current	$V_{CC} = 5.5 \text{ V}; V_{O} = 5.5 \text{ V}; V_{I} = GNE$	or V <sub>CC</sub>		5.0	50		50	μΑ
I <sub>O</sub>	Output current <sup>1</sup>	$V_{CC} = 5.5 \text{ V}; V_{O} = 2.5 \text{ V}$		-50	-70	-180	-50	-180	mA
I <sub>CCH</sub>		$V_{CC} = 5.5 \text{ V}$ ; Outputs High, $V_I = G$	ND or V <sub>CC</sub>		0.5	1		1	mA
I <sub>CCL</sub>	Quiescent supply current	$V_{CC} = 5.5 \text{ V}$ ; Outputs Low, $V_I = GN$		10	19		19	mA	
I <sub>CCZ</sub>		$V_{CC}$ = 5.5 V; Outputs 3-State; $V_I$ =	GND or V <sub>CC</sub>		0.5	1		1	mA
Δl <sub>CC</sub>	Additional supply current per input pin <sup>2</sup>	$V_{CC}$ = 5.5 V; one input at 3.4 V, ot $V_{CC}$ or GND	her inputs at		0.2	1		1	mA

- 1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- 2. This is the increase in supply current for each input at 3.4 V.
- For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
   This parameter is valid for any V<sub>CC</sub> between 0 V and 2.1 V with a transition time of up to 10 msec. From V<sub>CC</sub> = 2.1 V to V<sub>CC</sub> = 5 V ± 10% a transition time of up to 100 µsec is permitted.
- 5. Unused pins at V<sub>CC</sub> or GND.
  6. This is the bus hold overdrive current required to force the input to the opposite logic state.

AC CHARACTERISTICS GND = 0 V,  $t_R$  =  $t_F$  = 2.5 ns,  $C_L$  = 50 pF,  $R_L$  = 500  $\Omega$ 

SYMBOL	PARAMETER	WAVEFORM	T <sub>2</sub>	<sub>amb</sub> = +25 / <sub>CC</sub> = +5.0	°C V	T <sub>amb</sub> = -40 V <sub>CC</sub> = +5.	UNIT		
			MIN	TYP	MAX	MIN	MAX		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nDx to nQx	1.1 1.5	3.1 2.2	4.1 3.1	1.1 1.5	4.9 3.6	ns		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation delay nLE to nQx	1	1.5 1.0	2.5 2.1	3.3 2.8	1.5 1.0	3.7 3.1	ns	
t <sub>PZH</sub>	Output enable time to HIGH and LOW level	4 5	1.2 1.2	2.4 2.2	3.2 2.9	1.2 1.2	4.0 3.6	ns	
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output disable time from HIGH and LOW level	4 5	1.8 1.5	3.0 2.5	4.0 3.2	1.8 1.5	4.9 3.7	ns	


### **AC SET-UP REQUIREMENTS**

GND = 0 V,  $t_R$  =  $t_F$  = 2.5 ns,  $C_L$  = 50 pF,  $R_L$  = 500  $\Omega$ 


SYMBOL							
	PARAMETER	WAVEFORM	T <sub>amb</sub> = V <sub>CC</sub> =	+25 °C +5.0 V	T <sub>amb</sub> = -40 V <sub>CC</sub> = +5.	UNIT	
			Min	Тур	Min	Max	
t <sub>S</sub> (H) t <sub>S</sub> (L)	Set-up time, HIGH or LOW nDx to nLE	3	2.0 1.0	1.0 0.4	2.0 1.0		ns
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold time, HIGH or LOW nDx to nLE	3	2.0 2.0	-0.3 -0.7	2.0 2.0		ns
t <sub>w</sub> (H)	nLE pulse width HIGH	1	2.9	1.9	2.9		ns

### **AC WAVEFORMS**


 $V_{M} = 1.5 \text{ V}, V_{IN} = \text{GND to } 3.0 \text{ V}$ 




Waveform 1. Propagation Delay, Latch Enable Input to Output, and Enable Pulse Width




Waveform 2. Propagation Delay for Data to Outputs



Waveform 3. Data Set-up and Hold Times



Waveform 4. 3-State Output Enable Time to HIGH Level and Output Disable Time from HIGH Level




Waveform 5. 3-State Output Enable Time to LOW Level and Output Disable Time from LOW Level

## 20-bit bus interface latch (3-State)

74ABT16841A 74ABTH16841A

### **TEST CIRCUIT AND WAVEFORM**



TEST	SWITCH
t <sub>PLZ</sub>	closed
t <sub>PZL</sub>	closed
All other	open

### **DEFINITIONS**

 $R_L$  = Load resistor; see AC CHARACTERISTICS for value.

 $C_L = Load$  capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.

 $\label{eq:RT} \begin{aligned} R_T = & & \text{Termination resistance should be equal to } Z_{OUT} \text{ of } \\ & & \text{pulse generators.} \end{aligned}$ 


FAMILY	IN	INPUT PULSE REQUIREMENTS										
	Amplitude	Rep. Rate	t <sub>W</sub>	$t_{R}$	t <sub>F</sub>							
74ABT/H16 3.0V		1MHz	500ns	2.5ns	2.5ns							

SA00018

74ABT16841A 74ABTH16841A

### SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm

SOT371-1



### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	2.8	0.4 0.2	2.35 2.20	0.25	0.3 0.2	0.22 0.13	18.55 18.30	7.6 7.4	0.635	10.4 10.1	1.4	1.0 0.6	1.2 1.0	0.25	0.18	0.1	0.85 0.40	8° 0°

### Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT371-1		MO-118				<del>95-02-04</del> 99-12-27	

74ABT16841A 74ABTH16841A

### TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1 mm

SOT364-1



### DIMENSIONS (mm are the original dimensions).

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	z	θ
mm	1.2	0.15 0.05	1.05 0.85	0.25	0.28 0.17	0.2 0.1	14.1 13.9	6.2 6.0	0.5	8.3 7.9	1.0	0.8 0.4	0.50 0.35	0.25	0.08	0.1	0.5 0.1	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	IOOUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT364-1		MO-153				<del>-95-02-10-</del> 99-12-27	

## 20-bit bus interface latch (3-State)

74ABT16841A 74ABTH16841A

### **REVISION HISTORY**

Rev	Date	Description
_2	20021217	Product data (9397 750 10845); ECN 853-1797 29296 of 12 December 2002. Supersedes data of 27 February 1998 (9397 750 03506).
		Modifications:
		Ordering information table: remove "North America" column; remove 74ABTH16841ADGG package offering.
_1	19980227	Product specification (9397 750 03506). ECN 853-1797 19025 of 27 February 1998.

## 20-bit bus interface latch (3-State)

74ABT16841A 74ABTH16841A

### Data sheet status

Level	Data sheet status [1]	Product status <sup>[2] [3]</sup>	Definitions
I	Objective data	Development	This data sheet contains data from the objective specification for product development.  Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

<sup>[1]</sup> Please consult the most recently issued data sheet before initiating or completing a design.

[3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

### **Definitions**

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### **Disclaimers**

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products—including circuits, standard cells, and/or software—described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

### Contact information

For additional information please visit

http://www.semiconductors.philips.com. Fax: +31 40 27 24825

For sales offices addresses send e-mail to:

sales.addresses@www.semiconductors.philips.com

© Koninklijke Philips Electronics N.V. 2002 All rights reserved. Printed in U.S.A.

Date of release: 12-02

Document order number: 9397 750 10845

Let's make things better.

Philips Semiconductors





<sup>[2]</sup> The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.